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A computationally efficient procedure for the design of RF power amplifiers is presented. The proposed approach 
allows for the identification of “near-optimal” source and load terminations of the amplifier stage providing 
maximum output power under assigned linearity, minimum gain and other possible constraints. The design 
procedure is completely based on closed form numerical computations, without requiring non linear optimisations as 
normally happens in standard design approaches. A single-stage 2.4 GHz amplifier prototype has been designed and 
manufactured in Silicon BJT MMIC technology, according to the criteria provided by the new methodology. 
Experimental results are in good agreement with simulations and confirm the validity of the proposed approach. 
 
INTRODUCTION 
Modern broad-band digital radio systems are 
increasingly demanding for highly linear, highly 
efficient RF power amplifiers. In particular, spectrally-
efficient modulations, needed to face strong limitations 
in frequency band resources, are usually non-constant 
envelope schemes requiring challenging linearity 
constraints from RF power amplifier final stages. On the 
other hand, low cost, compactness and low power 
dissipation can only be achieved by means of highly 
efficient amplifying circuit solutions. 
The identification of source and load terminations of an 
amplifier stage on the basis of standard approaches (1-7) 
is typically carried out within CAD programs through 
non linear numerical optimisations, aimed at the 
satisfaction of the assigned performance constraints. 
However, since non linear optimisation algorithms 
suffer from problems, such as multiple local minima 
and strong dependency on the initial guess solution, 
rarely this procedures lead directly to near-optimal 
designs. 
An alternative approach for achieving linear operation 
of power amplifiers consists in limiting the input signal 
power level to such an amount so as specification 
requirements are satisfied (“back-off”). This approach is 
obviously scarcely efficient usually involving a loss in 
power-added-efficiency and consequently an increase of 
the device internal temperature. 
Source- and load-pull measurements (8) are a possible 
alternative to standard design methodologies based on 
simulations, but unfortunately they require expensive 
equipments not usually available in most research and 
industrial laboratories. Moreover, source/load-pull 
techniques are just a way of empirically determining the 
device response under particular operating conditions, 
without providing any model-like predictive capability. 
In the paper, a new design procedure is presented, 
completely based on closed form numerical 
computations, which allows for the determination of a 
“near-optimal” choice of the complex source and load 
terminations of the amplifier stage, providing maximum 
output power under assigned linearity and minimum 
gain constraints. The proposed design methodology has 
been adopted for the design of a class-A, Silicon BJT 
MMIC-technology prototype amplifier at 2.4 GHz. The 
experimental results presented in the paper confirm the 
validity of the proposed approach. 
POWER AMPLIFIER DESIGN 
Let us consider the amplifier schematic presented in 
Fig.1, where incident and reflected waves (50Ω 
normalization) are defined at the circuit sections of 
interest. The design problem consists in the 
determination of the two complex reflection coefficients 
ΓS , ΓL  providing maximum output power  
POUT = (1/2)·|bOUT|2, corresponding to a particular input 
available power level PavIN = (1/2)·|aIN|2, under assigned 
linearity, minimum gain, stability and other possible 
constraints. The two terminations are not set 
independently one to each other, since the optimum ΓL 
search is obviously dependent on the choice of  ΓS and 
vice-versa. Then, the design algorithm should be able to 
look for the optimal solution of a non linear problem, 
over a search space involving five real independent 
variables. These can be chosen, for example, as: 
{ |aIN|, |ΓS|, ∠ΓS, |ΓL|, ∠ΓL }, where ∠aIN=0 has been 
arbitrarily assumed, since the circuit is time-invariant. 
Standard design approaches are usually based on non 
linear optimisations involving a large number of circuit 
analyses based on time-consuming harmonic balance 
algorithms. 
The design approach proposed here exploits a suitable 
change of the independent variables search domain, 
provided that the adopted non linear dynamic device 
model is defined by non linear equations explicitly 
describing the currents as function of the voltages at the 
intrinsic device ports. The Gummel-Poon BJT model1 , 
conventional quasi-static FET models and different 
types of look-up-table based non linear dynamic models 
(9-10) meet this requirement. The new procedure is 
based on the adoption of a different set of independent 
variables, involving the phasors V1 , V2 of the first 
harmonic of the voltages at the intrinsic transistor. In 
particular, the search for the optimal amplifier design is 
carried out in the space of the variables: 
{ |V1| , |AV| , ∠AV  }, where AV  = V2 /V1 . Without loss 
of generality, ∠V1 is here assumed to be zero.  
This design space is convenient, since the port voltages 
V1, V2 completely define, without requiring any iterative 
procedure for solving harmonic balance equations, the 
large-signal transistor operation through the model 
equations, which explicitly provide all the 
corresponding harmonic components I1(K) and I2(K) of the 
currents and consequently, for a given parasitic 
network, the corresponding value of the load impedance 
ZL or the load reflection coefficient ΓL=(ZL-R0)/(ZL+R0). 
The source reflection coefficient ΓS , instead, is not 
univocally defined at the fundamental frequency by the 
transistor large-signal operating condition defined by 
the design variables: V1 , V2 , or equivalently: 
|V1|, |AV|, ∠AV. However, for any possible choice of 
|V1|, |AV|, ∠AV the search for the optimal value of  
ΓS ,which minimizes the amplifier non-linearity under 
given constraints on minimum gain and stability, can be 
easily carried out by solving simple linear equations.  
It should be noted that in the proposed design approach 
the higher order harmonics of the intrinsic transistor 
voltages are practically neglected, by assuming zero 
amplitudes. This could be considered as a simplifying 
assumption reasonably acceptable in quasi-linear  
class-A operation. However, the same assumption could 
be made also for different operating conditions (e.g., 
class-AB or B), which involve stronger harmonic 
distortion. In such cases, neglecting higher order voltage 
harmonics at the intrinsic transistor would correspond, 
instead, to a possible sub-optimal choice of harmonic 
source/load terminations, where the input and output 
matching network are designed to provide “shorts” at 
the harmonic frequencies. In practice, this is a possible 
way to avoid power transmission at unwanted harmonic 
frequencies. 
According to the flow-chart presented in Fig.2 
describing the proposed approach, a search for 
                                                        
1
 Gummel-Poon model equations define an explicit 
relationship between intrinsic device current and 
voltages provided that a simply linear parasitic base 
resistor is assumed. 
increasing values of |V1| is carried out for each couple  
{ |AV|, ∠AV } over a rectangular suitably-dense grid of 
values. The two phasors V1 and V2 imposed at each loop 
iteration, explicitly define the load reflection coefficient 
ΓL , since the corresponding device current harmonic 
phasors must satisfy the voltage-controlled device 
model equations. Instead, univocal determination is not 
possible for the input termination ΓS at the fundamental 
harmonic, due to the presence of the input signal source. 
Moreover, different values of ΓS correspond to very 
different power amplifier performances, so that a nested 
search for the ΓS value optimising the assigned design 
goals (i.e., minimize non-linearity under assigned 
constraints on minimum acceptable gain, stability, etc.) 
is carried out over a rectangular grid of { |ΓS| , ∠ΓS } 
values. In particular, at the end of each loop in |V1|, an 
upper limit |V1|LIM  is found, beyond which no value of 
ΓS exists, which can satisfy the design specifications on 
linearity. Once the { |AV|, ∠AV } rectangular domain has 
been completely explored, suitable design maps can be 
drawn, where any desired large-signal performance 
index, such as output power, minimum requested gain, 
non-linearity indexes, network physical consistency 
indexes, stability margins, can be plotted over the bi-
dimensional domain { |AV|, ∠AV }.  
In such a context, a power amplifier non-linearity index 
definition can be given in order to take into account 
both AM/AM and AM/PM amplifier distortion. In 
particular, we define a transfer function compression 
index as: 
 
H
HˆH −
=ε  
where: H = bOUT / aIN  represents the complex ratio 
between the reflected wave bOUT at the load section and  
the incident wave aIN  at the source section under small-
signal conditions and Hˆ  = bOUT(1) / aIN(1) is the 
corresponding ratio between the first harmonic 
components of bOUT and aIN under actual large-signal 
conditions. It is interesting to observe that the above 
defined index can be related to the conventional third-
order intercept point, providing the important advantage 
of transforming a power amplifier design specification 
on maximum (two-tone excitation) intermodulation 
distortion into an equivalent specification on a (single-
tone excitation) complex gain compression. 
Under the simplifying assumption of lossless input and 
output matching networks, the two quantities H and Hˆ  
can be evaluated at each loop iteration by the following 
expressions: 
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where: ϕIN , ϕOUT  are phases delays depending on the 
actual realisation of the input / output matching 
networks (irrelevant to the aim of evaluating the non-
linearity index ε); Sij (i,j=1,2) are the transistor small-
signal scattering matrix elements; ΓS , ΓL are the actual 
guess of the source and load transistor terminations and, 
finally, 
 a1
(1)
, b1(1), b2(1) are the first harmonic 
components of incident / reflected waves at the 
transistor ports. The latter can be easily evaluated for 
each choice of { |V1|, |AV|, ∠AV } on the basis of the 
intrinsic transistor model prediction of currents and the 
known linear parasitic network.  
EXPERIMENTAL VALIDATION 
The consistency of the proposed power amplifier design 
method and the validity of the involved simplifying 
assumptions were preliminary explored by comparison 
with accurate Harmonic Balance simulations carried out 
by means of commercial CAD tools. To this aim, a 
single-stage 2.4-GHz quasi-linear power amplifier test 
circuit, based on Silicon BJT MMIC-technology by ST-
Microelectronics, was designed, manufactured and 
tested. The Gummel-Poon model for the selected device 
was extracted on the basis of measured DC 
characteristics and S-parameters up to 20 GHz. 
Moreover, a bias condition for a power amplifier 
working in class A was chosen. 
As shown in Tab.I, the complex transfer function Hˆ  
and the non-linearity index ε, corresponding to the  
ΓS , ΓL identified by the proposed procedure at  
POUT = 18dBm, are in good agreement with the 
corresponding quantities obtained by means of Agilent 
ADS, without neglecting higher order voltage 
harmonics at the intrinsic transistor ports. Moreover, 
HB simulations, carried out by slightly varying the 
values of the source and load terminations ΓS , ΓL 
around the choice found according to the proposed 
approach (Tab.II), clearly show that the obtained 
solution really correspond to a near-optimum power 
amplifier design. 
A low-pass circuit topology for the input and output 
matching networks was adopted according to Fig.3, 
allowing for the biasing of the active device through the 
on-wafer RF probing system. The power amplifier 
prototype, manufactured by STM (Fig.4), was then 
measured both under small-signal (Fig.5) and large-
signal (Fig.6) conditions. The good agreement between 
experimental results and circuit simulations, based on 
the Gummel-Poon BJT model, confirms the validity of 
the proposed approach.  
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Figure 1: Single-stage power amplifier schematic  
(bias networks omitted) 
 | Hˆ | [dB] ∠ Hˆ  [deg] ε [%] 
New design algorithm 17.5 122 5.0 
CAD validation 17.5 123 5.1 
Table I: Complex gain and non-linearity index corresponding 
to POUT = 18 dBm. Values obtained under the simplifying 
assumptions adopted by the proposed design procedure  
vs. values obtained by means of Agilent  ADS. 
As expected, negligible differences confirm the validity of the 
new procedure simplifying assumptions.. 
 
 Figure 2: Flow-chart of the proposed power design approach. 
∆ZS [Ω] ∆ZL [Ω] POUT [mW] |H| [dB] 
  
61.8 17.5 
 
2 60.4 17.1 
 
-2 60.6 17.8 
 
j2 60.5 17.5 
 
-j2 61.6 17.3 
2 
 
60.3 17.1 
-2 
 
65.3 16.8 
j2 
 
58.8 19.1 
-j2 
 
63.1 15.5 
Table II: HB results (ε = 5%) obtained by slightly varying 
the source/load impedances with respect to the near-optimum 
values: ZS = (4.364 – j 3.120) Ω, ZL = (12.505 + j 1.712) Ω. 
Nominal solution (first row) satisfies the minimum requested 
small-signal gain equal to 17 dB. 
 
Figure 3: Circuit schematic of the power amplifier prototype 
working at 2.4 GHz designed for ε = 10% at POUT = 20 dBm. 
 
 
 
Figure 4: Photograph of the power amplifier prototype 
manufactured by ST Microelectronics. 
 
 
 
Figure 5: S-parameters of the power amplifier prototype. 
Measurements (•) versus predictions (). 
 
 
Figure 6: Transducer gain (left) and harmonic distortion (right) of the power amplifier prototype. 
Measurements (•) versus predictions () obtained through the Gummel-Poon BJT model. 
 
